Quasi Type-1 PLL With Tunable Phase Detector for Unbalanced and Distorted Three-Phase Grid
Ahmed, Hafiz; Tir, Zoheir; Verma, Anant Kumar; Elghali, Seifeddine Ben; Benbouzid, Mohamed
IEEE Transactions on Energy Conversion

DOI:
https://doi.org/10.1109/TEC.2021.3130492

Published: 01/06/2022

Peer reviewed version

Dyfyniad o’r fersiwn a gyhoeddwyd / Citation for published version (APA):

Hawliau Cyffredinol / General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

15. Sep. 2023
GENERAL INSTRUCTIONS

• Authors: Carefully check the page proofs (and coordinate with all authors); additional changes or updates WILL NOT be accepted after the article is published online/print in its final form. Please check author names and affiliations, funding, as well as the overall article for any errors prior to sending in your author proof corrections. Your article has been peer reviewed, accepted as final, and sent in to IEEE. No text changes have been made to the main part of the article as dictated by the editorial level of service for your publication.
• Authors: Please check ALL author names for correct spelling, abbreviations, and order of first and last name in the byline, affiliation footnote, and bios.
• Authors: We cannot accept new source files as corrections for your article. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.
• Authors: Please note that once you upload your changes, they will be entered and your article finalized. The proofing process is now complete and your article will be sent for final publication and printing. If you would like an additional proof to review, this should be noted as it is not IEEE policy to send multiple proofs. Once your article is posted on Xplore, it is considered final and the article of record. No further changes will be allowed at this point so please ensure scrutiny of your final proof.
• Authors: Unless invited or otherwise informed, a mandatory Excessive Article Length charges will be incurred if your article is over the page limit set by the society in the Information for Authors. If you have any questions regarding overlength page charges, need an invoice, or have any other billing questions, please contact reprints@ieee.org as they handle these billing requests.

QUERY

Q1. Author: Please provide the name of the corresponding author.
Q2. Author: Please confirm or add details for any funding or financial support for the research of this article.
Q3. Author: Please check and confirm whether the author affiliations in the first footnote are correct as set.
Q4. Author: Please provide the postal code for the affiliation of author Seifeddine Ben Elghali.
Q5. Author: Please update Refs. [1] and [33].
Quasi Type-1 PLL With Tunable Phase Detector for Unbalanced and Distorted Three-Phase Grid

Hafiz Ahmed, Senior Member, IEEE, Zoheir Tir, Senior Member, IEEE, Anant Kumar Verma, Member, IEEE, Seifeddine Ben Elghali, and Mohamed Benbouzid, Fellow, IEEE

Abstract—Out of various moving average filter (MAF)-based phase-locked-loop (PLL), quasi type-1 PLL (QT1-PLL) is widely adopted due to its fast dynamic performance, implementation simplicity, and harmonics rejection abilities. However, the performance of QT1-PLL deteriorates in the presence of an off-nominal frequency unbalanced grid voltage component. Moreover, the sensitivity towards the fundamental frequency negative sequence (FFNS) component is high. Hence, this paper proposes a novel enhanced QT1-PLL solution that is insensitive to unbalance in the grid voltage signal during off-nominal frequency conditions. The proposed adaptive phase detector makes it possible to estimate both the fundamental frequency positive sequence (FFPS) and FFNS components with a high degree of immunity against harmonics. Notably, the pre-loop separation of the FFPS and the FFNS components helps suppress the second harmonic oscillations for improving the parameter estimation accuracy. The loop-filter design of QT1-PLL remains unaffected and requires a proportional gain to estimate the fundamental phase and frequency information. To address the DC offset issue, a modified delayed signal cancellation method is also proposed, which can theoretically eliminate the DC offset for any arbitrary delay length. A small-signal model of the proposed PLL is developed for the sake of stability analysis. Comparative numerical simulation and experimental results are provided with various variants of QT1-PLLs to demonstrate the performance improvement achieved with the proposed technique.

Index Terms—Phase locked-loop, delayed signal cancellation, moving average filter.

I. INTRODUCTION

The penetration of grid-interfaced power electronic converters into traditional electric power grid is increasing day-by-day. They are used for various purposes such as grid-integration of distributed energy resources [1]–[5], power quality improvement [6], supplying domestic and industrial loads [7], charging electric vehicles [8], to name a few. These applications require grid-synchronous operation of the converter with the grid. This process is commonly known as grid-synchronization in the literature. Grid-synchronization necessitates the real-time extraction of unknown grid voltage parameters. As a result, a significant research attention has been given to this problem in the last few decades.

Many fast, efficient, and accurate techniques are already reported in the literature. Out of them, phase-locked loop (PLL) [9]–[13] and it’s various variants are particularly popular. Traditional synchronous reference frame PLL (SRF-PLL) uses Park’s transformation as the phase detector and uses a proportional-integral low-pass filter to estimate the unknown grid frequency and phase. The SRF-PLL has fast convergence speed and good disturbance rejection capability. However, this PLL is designed for a balanced grid i.e. only the fundamental frequency positive sequence (FFPS) component is present. In practice, especially at the distribution network level, the grid often has a level of phase unbalance, e.g., more than 50% of the 800 low voltage substations in Cardiff, U.K. have serious phase unbalance [14]. So, enhanced filtering capability is essential to ensure efficient operation of PLL under the presence of phase unbalance i.e. both FFPS and fundamental frequency negative sequence (FFNS) components exist simultaneously.

In the presence of phase unbalance, the phase detector of SRF-PLL generates an undesirable double frequency components. To eliminate the undesirable components, several solutions propose the application of additional filtering stage(s) through pre-loop, in-loop and a combination of both. In the case of pre-loop, filters are applied in the stationary reference frame, i.e., $\alpha\beta$–frame where as in-loop filters are applied in the synchronous reference frame, i.e., $dq$–frame. In the case of hybrid filtering, filters are applied at both stationary and synchronous reference frames.

Some popular filters proposed in the literature are: delayed signal cancellation (DSC) [15]–[17], complex coefficient filter (CCF) [18], [19], moving average filter [20]–[24], orthogonal signal generator (OSG) filter such as second-order generalized integrator (SOGI) [25], adaptive notch filter (ANF) [26], to
name a few. In addition to the filter-based SRF-PLLs, multiple reference frame-based SRF-PLLs such as double decoupled SRF-PLL [27] are also popular in the literature.

Delayed signal cancellation (DSC) [15]–[17], [28] is a popular technique to eliminate the FFNS from the measured grid voltages at the point of common coupling. In order to make DSC-PLL immune to harmonics, multiple DSC operators are used in cascade. So, prior information about the grid harmonics is needed. Moreover, in the case of off-nominal frequency operation, frequency-adaptive DSCs are proposed [29]. This can potentially increase the computational complexity. By using cross-coupling between two CCF, CCF-PLL [18], [19] can extract grid-synchronized FFPS and FFNS components. CCF is very suitable for selective harmonic elimination. However, multiple CCFs are required to eliminate the effect of harmonics which causes additional computational burden.

OSG-PLLs operate in the stationary reference frame, i.e., \(\alpha\beta\)–frame and uses OSGs to separate the FFPS and FFNS components followed by traditional SRF-PLL. OSGs typically have band-pass (cf. SOGI [25]) or notch (cf. ANF [26]) characteristics. To enhance the harmonic robustness of OSG-PLLs, multiple parallel OSGs are often recommended in the literature [30]. This can be computationally complex. Moreover, discretization of parallel OSGs is not straightforward, specially for high-order harmonics. Multiple reference frame PLLs use multiple SRFs to separate the FFPS and FFNS components. In the case of DDSRF-PLL, two cross-coupled reference frames operating at opposite instantaneous phases are used. This helps to make the PLL insensitive to FFNS components. However, the presence of harmonics and/or DC-offset deteriorates the performance. This necessitates the application of several reference frames where each operates at the relevant instantaneous phases. This kind of structure is complex and not suitable for low-cost embedded devices-based real-time implementation.

MAF-PLLs [20]–[24] provides an interesting solution to eliminate the effect of harmonics and/or DC offset. Here, MAF is used to eliminate the effect of FFNS component. Depending on the MAF window length, MAF-PLL can be very effective to block all harmonics and DC offset. However, this comes at the cost of slow dynamic response [20]. To enhance the convergence speed of MAF-PLL, quasi-type-1-PLL (QT1-PLL) is proposed in [21]. The QT1-PLL uses the idea of frequency-adaptive demodulation [31]. An advantage of this approach is that only a proportional loop-filter can estimate the unknown grid-frequency whereas proportional-integral loop filter is required for conventional MAF-PLL. However, QT1-PLL is sensitive to off-nominal FFNS component. Since, fundamental frequency tuned MAFs are used in QT1-PLL, it cannot completely block the FFNS component if they appear at off-nominal frequency condition. To speed-up the convergence speed of QT1-PLL, hybrid QT1-PLL (HQT1-PLL) [22] is proposed. In this case, DSC operators are applied in the \(\alpha\beta\)–frame whereas MAF is applied in the \(dq\)–frame. However, fast dynamic response comes at the cost of sacrificing the high phase margin. Moreover, HQT1-PLL is also sensitive to off-nominal FFNS component. To reduce the effect of off-nominal frequency FFNS component sensitivity of QT1-PLL, total QT1-PLL (TQT1-PLL) is proposed in [24].

In this case, a third-order non-adaptive MAF is proposed. This MAF has same window length as QT1-PLL but has significantly lower steady-state errors in the presence of off-nominal FFNS component. However, this comes at the cost of high sensitivity to sub- and inter-harmonics. In [32], the authors have proposed the application of all-pass filter (APF) [33] as the sequence components separator for HQT1-PLL. Although this technique can reduce the sensitivity, however, APF on its own has limited filtering capability. This can be a limiting factor when the grid voltage has inter- and/or sub-harmonics components. Similar line of investigation is considered in [34] where third-order generalized integrator is considered as the pre-loop filter. It is to be noted here that none of the QT1-PLL techniques discussed in this section can extract the FFNS component with high degree of harmonic immunity. This limits their application where sequence extraction is important [35].

Comparative analysis in [23] shows that out of various MAF-PLLs, QT1-PLL is very suitable for grid-connected converters. This motivates the current work of improving the performance of QT1-PLL. Our main objective is to use QT1-PLL for FFPS and FFNS sequence extraction. For this purpose, an enhanced phase detector is constructed in this work. This phase detector can separate the FFPS and FFNS initial phase-angle and amplitudes. Output of the phase detectors are passed through a proportional loop-filter to estimate the unknown frequency and instantaneous phase of the grid voltage. A small-signal model is derived through analytical calculations and constructive gain tuning procedures are developed for the proposed enhanced QT1-PLL. Finally, the performance of the proposed technique is verified through simulation and experiments on a PWM-controlled voltage source inverter. In contrast to the conventional QT1-PLLs, the proposed approach is insensitive to off-nominal FFNS component. Moreover, it can extract FFPS and FFNS components unlike conventional QT1-PLLs. These are the main contributions of this work.

The rest of this paper is organized as follows: Section II summarizes the conventional QT1-PLL. Development of the enhanced QT1-PLL is given in Section III. Results and discussions are given in Section IV. Finally, concluding remarks are given in Section V.

II. QUASI TYPE-I PLL: BRIEF OVERVIEW

This section summarizes the basic idea of the conventional QT1-PLL as proposed in [21]. Block diagram of the QT1-PLL is given in Fig. 1. To analyze the phase detector of the QT1-PLL, let us consider the three-phase grid voltages in \(\alpha\beta\)–frame as:

\[
\nu_\alpha(t) = V \cos(\omega t + \phi),
\]

(1)
et al. let \( \Theta = \omega t + \phi \in [0, 2\pi) \). The voltages in (1) and (2) are converted into the synchronous reference frame \((d, q)\) by applying the Park-type transformation and given by:

\[
\begin{bmatrix}
  v_d \\
  v_q
\end{bmatrix} = \begin{bmatrix}
  \cos(\hat{\omega} t) & \sin(\hat{\omega} t) \\
  -\sin(\hat{\omega} t) & \cos(\hat{\omega} t)
\end{bmatrix} \begin{bmatrix}
  v_\alpha \\
  v_\beta
\end{bmatrix}.
\]

(3)

From (3), the direct and quadrature-axis voltages can be rewritten as:

\[
v_d = v_\alpha \cos(\hat{\omega} t) + v_\beta \sin(\hat{\omega} t),
\]

\[
v_q = v_\alpha \sin(\hat{\omega} t) - v_\beta \cos(\hat{\omega} t),
\]

where the amplitude, angular frequency, and the initial phaseangle are given by \( V, \omega, \text{ and } \phi \), respectively. The instantaneous phase of the signals (1) and (2) is given by \( \Theta = \omega t + \phi \in [0, 2\pi) \).

Then, these signals can be estimated using (11),

\[
\begin{align*}
\dot{v}_\alpha &= V_\alpha^0 + V_\alpha^+ \cos (\omega t + \phi^+) + V_\alpha^- \cos (\omega t + \phi^-), \\
\dot{v}_\beta &= V_\beta^0 + V_\beta^+ \cos (\omega t + \phi^+) - V_\beta^- \sin (\omega t + \phi^-),
\end{align*}
\]

(11)

where DC offsets are denoted by \( V_\alpha^0 \) and \( V_\beta^0 \), the superscript + and - indicate the positive- and negative-sequence component and the remaining variables retain the same meaning as defined in Section II.

### A. DC Offset Rejection

To reject DC offset, half-cycle DSC is a popular solution in the literature [22], [24], [28], [32]. In this work, we are considering a modified version of the DSC method for DC offset rejection. For this purpose, let us consider the delayed versions of the signals (11) and (12) as given below:

\[
v_{lt}^{ntd} = v_{\alpha}(t - nt_d),
\]

(13)

for \( l \in \{\alpha, \beta\}, n = 1, 2 \) with \( t_d \) being the basic time delay. Let us denote the DC offset-free version of the signals (11) and (12) as \( v_\alpha^0 \) and \( v_\beta^0 \). Then, these signals can be estimated using (11), (12), and (13) as given below:

\[
v_l^0 = v_l + \frac{0.5}{\cos(\omega t_d)} - 1 \left( v_l - 2 \cos(\omega t_d) v_l^{td} + v_l^{2td} \right).
\]

(14)

Using (14), DC offset-free signals can be estimated using any arbitrary amount of time-delay as opposed to the half-cycle delay requirement of traditional DSC method. To implement (14), real-time information of the grid frequency \( \omega \) is required. However, real-time frequency adaptation can complicate the modeling and tuning process. As such, frequency-fixed version of (14) is considered similar to [22], [24], [32] where the frequency \( \omega \) is substituted by its nominal value. However, this will introduce amplitude and phase attenuation in the off-nominal frequency condition. So, compensation of these deviations need to be considered. For this purpose, transfer function of the filter (14) needs to be considered. Then, based on the developed transfer function, quantification of the amplitude and phase attenuation need to be studied. Filter (14) has the same transfer function of convention half-cycle DSC if \( t_d = T/4 \) is considered. For this value of \( t_d \), the total delay of the proposed DSC filter (14) is the same as the standard DSC, i.e., \( T/2 \). As such, this value of \( t_d \) is selected. For this value, transfer function of (14) in the
phasor-form is given by:

\[ G^\alpha_{DSC}(s) = \left(1 - e^{-2\pi fs}\right)/2. \]  

(15)

Let us consider that \( \omega = \omega_n + \Delta \omega \), where \( \omega_n \) is the nominal value and \( \Delta \omega \) is the deviation. Then, the amplitude and phase of transfer function (15) can be found as [36]:

\[ |G^\alpha_{DSC}(s)| \approx 1 - k_v (\Delta \omega)^2, \]  

(16)

\[ \angle G^\alpha_{DSC}(s) = -k_\phi \Delta \omega, \]  

(17)

where \( k_v = T^2/32 \) and \( k_\phi = T/4 \). From (16) and (17), it is clear that in the off-nominal frequency case, amplitude and phase attenuation are characterized by \( k_v \) and \( k_\phi \). As such, compensation of these pre-loop filter induced attenuation need to be considered in the in-loop of the PLL. It is to pointed out here that as a particular case of (14), convention half-cycle DSC filter can be obtained. However, unlike conventional DSC, (14) can eliminate DC offset for any value of \( t_d \). Moreover, despite the transfer functions being equal for \( t_d = T/4 \), the dynamic response is not the same for our DSC and the conventional counterpart.

Transfer function (15) in the dq-frame is given by:

\[ G^\alpha_{DSC}(s) = \left(1 + e^{-2\pi fs}\right)/2. \]  

(18)

Transfer function (18) will be used for small-signal modeling purpose later in Section III-C.

### B. Tunable Phase Detector

To develop the phase detector with tunable gain, let us consider the offset-free signal in (11) and (12), i.e., \( v^\alpha \) and \( v^\beta \). By applying basic trigonometric identities, expressions of \( v^\alpha \) and \( v^\beta \) can be expanded and rewritten into the parametric form as [37], [38]:

\[ v^\alpha = \Omega^\alpha \theta^\alpha, \]  

(19)

\[ v^\beta = \Omega^\beta \theta^\beta, \]  

(20)

where \( \Omega^\alpha = \Omega^\beta = \left[\cos(\omega t) \sin(\omega t)\right]^T \),

\[ \theta^\alpha = \begin{bmatrix} \theta^\alpha_1 \\ \theta^\alpha_2 \end{bmatrix} = \begin{bmatrix} V^+ \cos(\phi^+) + V^- \cos(\phi^-) \\ -V^+ \sin(\phi^+) - V^- \sin(\phi^-) \end{bmatrix}, \]  

\[ \theta^\beta = \begin{bmatrix} \theta^\beta_1 \\ \theta^\beta_2 \end{bmatrix} = \begin{bmatrix} V^+ \sin(\phi^+) - V^- \sin(\phi^-) \\ V^+ \cos(\phi^+) + V^- \cos(\phi^-) \end{bmatrix}, \]  

(21)

with the unknown parameter vectors being denoted by \( \theta^\alpha \) and \( \theta^\beta \) while \( \Omega^\alpha \) and \( \Omega^\beta \) denote the known information vector. To estimate the unknown parameter vectors \( \theta^\alpha \) and \( \theta^\beta \) from the measured voltages \( v^\alpha \) and \( v^\beta \), let us consider the estimated voltages as \( \hat{v}^\alpha = \Omega^\alpha \hat{\theta}^\alpha \) and \( \hat{v}^\beta = \Omega^\beta \hat{\theta}^\beta \). Let us define the parameter vector estimation error as \( \hat{\theta}^\alpha = \theta^\alpha - \hat{\theta}^\alpha \) and \( \hat{\theta}^\beta = \theta^\beta - \hat{\theta}^\beta \). Then, the output estimation error can be written as:

\[ \hat{v}^\alpha = v^\alpha - \hat{v}^\alpha = \Omega^\alpha \hat{\theta}^\alpha, \]  

(22)

\[ \hat{v}^\beta = v^\beta - \hat{v}^\beta = \Omega^\beta \hat{\theta}^\beta, \]  

Let us consider the following Lyapunov-like function with \( k_c > 0 \):

\[ V(\hat{\theta}_\alpha, \hat{\theta}_\beta) = \frac{1}{2} \left( \hat{\theta}_\alpha^T k_c^{-1} \hat{\theta}_\alpha + \hat{\theta}_\beta^T k_c^{-1} \hat{\theta}_\beta \right). \]  

(23)

Time-derivative of (23) leads,

\[ \dot{V} = -\hat{\theta}_\alpha^T k_c^{-1} \hat{\theta}_\alpha - \hat{\theta}_\beta^T k_c^{-1} \hat{\theta}_\beta. \]  

(24)

Let us select the parameter vector update laws as:

\[ \dot{\hat{\theta}}_\alpha = k_c \Omega^\alpha \hat{v}^\alpha, \]  

(25)

\[ \dot{\hat{\theta}}_\beta = k_c \Omega^\beta \hat{v}^\beta. \]  

(26)

By plugging in the update laws (25) and (26) into (24), one can get that:

\[ \dot{V} = -\left( \hat{v}^\alpha \right)^2 - \left( \hat{v}^\beta \right)^2 \leq 0. \]  

This proves the boundedness of the parameter vector estimation error. Parameter update laws (25) and (26) can be used to extract the amplitude and phase angles. In obtaining the update laws, it is assumed that the information vectors \( \Omega^\alpha \) and \( \Omega^\beta \) are known a priori. In practice, the grid frequency is unknown. In this case, an estimate of the grid frequency has to be used. By considering the estimated grid frequency, the unknown parameter estimation laws can be written in the scaler form as:

\[ \dot{\hat{\theta}}_\alpha = k_c \cos(\omega t) \hat{v}^\alpha, \]  

(27)

\[ \dot{\hat{\theta}}_\beta = k_c \sin(\omega t) \hat{v}^\beta. \]  

(28)

\[ \dot{\hat{\theta}}_\beta_1 = k_c \cos(\omega t) \hat{v}^\beta, \]  

(29)

\[ \dot{\hat{\theta}}_\beta_2 = k_c \sin(\omega t) \hat{v}^\beta, \]  

(30)

From the estimated parameters, direct- and quadrature-axis positive- and negative-sequence voltages can be obtained as:

\[ v_d^+ = \frac{\dot{\hat{\theta}}_\alpha_1 + \dot{\hat{\theta}}_\beta_2}{2}, \]  

(31)

\[ v_q^+ = \frac{\dot{\hat{\theta}}_\beta_1 - \dot{\hat{\theta}}_\beta_2}{2}, \]  

(32)

\[ v_d^- = \frac{\dot{\hat{\theta}}_\alpha_1 - \dot{\hat{\theta}}_\beta_2}{2}, \]  

(33)

\[ v_q^- = -\frac{\dot{\hat{\theta}}_\beta_1 - \dot{\hat{\theta}}_\beta_2}{2}. \]  

(34)

Similar to QT1-PLL, estimated direct and quadrature-axis positive- and negative-sequence voltages will also be passed through MAF to enhance the harmonic robustness. Then, the amplitude and phase-angle of the positive- and negative-sequence voltages can be obtained as:

\[ \hat{V}^+ = \sqrt{(v_d^+)^2 + (v_q^+)^2}, \]  

(35)

\[ \hat{V}^- = \sqrt{(v_d^-)^2 + (v_q^-)^2}, \]  

(36)

\[ \hat{\phi}^+ = \text{atan2}(v_q^+, v_d^+). \]  

(37)
et al.--and the frequency estimator

\[ \hat{\omega} = \text{atan2} (v_d^-, v_d^+) \, . \]  

(38)

Using (35)–(38) and the estimated \( \hat{\omega} \), FFPS and FFNS can

easily be obtained. Block diagram of the proposed tunable phase
detector based enhanced QT1-PLL for the FFPS case is given

in Fig. 2.

C. Small-Signal Modeling and Tuning

1) Small-Signal Modeling: The considered parameter esti-
mation technique described by (27)–(30) is nonlinear in nature

and not very suitable to find an analytical formula to tune the

phase detector gain \( k_e \). To find an explicit gain tuning formula,

let us consider the FFPS phase-angle dynamics by using (37):

\[ \hat{\phi}^+ = \frac{\dot{v}_d^+ v_q^- - v_d^+ \dot{v}_q^+}{(v_d^+)^2 + (v_q^+)^2} \, . \]  

(39)

By substituting (27)–(32) into (39), it can be found that:

\[ \dot{\hat{\phi}}^+ = V^+ \sin(\hat{\phi}^+) (\hat{\theta}_{\beta 1} + \hat{\theta}_{\beta 2}) - V^+ \cos(\hat{\phi}^+) (\hat{\theta}_{\alpha 1} - \hat{\theta}_{\alpha 2}) \div 2 \left( \dot{V}^+ \right)^2 \]  

\[ = k_e \sin(\hat{\Theta}^+) \dot{\theta}_{\alpha} - k_e \cos(\hat{Theta}^+) \dot{\theta}_{\beta} \]  

\[ = \frac{k_e V^+ \sin(\Theta^+ - \hat{\Theta}^+)}{2 V^+} \]  

\[ + k_e \{ \dot{V}^- \sin(\hat{\Theta}^+ + \hat{\Theta}^-) - \dot{V}^- \sin(\Theta^+ + \hat{\Theta}^-) \} \, . \]  

(40)

In the quasi-locked condition, \( V^+ \approx \dot{V}^+ \), \( V^- \approx \dot{V}^- \), \( \Theta^+ \approx \hat{\Theta}^+ \), and \( \Theta^- \approx \hat{\Theta}^- \). In this case, \( \dot{V}^- \sin(\hat{\Theta}^+ + \hat{\Theta}^-) - \dot{V}^- \sin(\Theta^+ + \hat{\Theta}^-) \approx 0 \). Moreover, by applying small-angle approxima-
tion formula, one can obtain that \( \sin(\Theta^+ - \hat{\Theta}^+) \approx 0 \) \( (\Theta^+ - \hat{\Theta}^+) \approx \phi^+ - \hat{\phi}^+ \). Then, (40) can be simplified as:

\[ \dot{\hat{\phi}}^+ \approx \frac{k_e}{2} (\Theta^+ - \hat{\Theta}^+) \, . \]  

(41)

From (41), the phase-angle transfer function can be obtained

as:

\[ G_{PD}(s) = \frac{\hat{\phi}^+(s)}{\phi^+(s)} = \frac{1}{\tau_s s + 1} \, , \]  

(42)

where \( \tau_s = 2/k_e \). From the transfer function (42), it is clear that the considered phase detector has a first-order dynamics. As such, the gain \( k_e \) can be tuned by using the formula:

\[ k_e = 8\tau_s^{-1} \, , \]  

(43)

where \( \tau_s \) is the desired settling time. Using the transfer function (42) and the block diagram of the proposed enhanced QT1-PLL

(cf. Fig. 2), the small-signal model can be obtained as shown in

Fig. 4.

2) Tuning: The proposed technique has three tuning parame-
ters. They are: phase detector gain \( k_e \), and the frequency estimator gain \( k_p \). The proposed phase detector can be considered as the

observer while the loop-filter can be considered as the controller.

In traditional observer-based control system, the observer’s con-
vergence speed is typically selected as significantly faster than the

controller’s convergence speed. Similar idea is considered here also to tune the phase detector gain \( k_e \). To tune this again, we

assume a quarter cycle convergence time i.e. \( \tau_s = T/4 \). With

this value of \( \tau_s \), the phase detector gain can be found as \( k_e = 1000 \) from (43).

Finally, to tune the loop-filter parameter \( k_p \), we have con-
sidered settling time-based tuning approach similar to [22],

[24], [32]. For this purpose, frequency step test of \( +2 \) Hz is

considered. Then, the settling time (within 2\% of the final value)

are calculated for different values of \( k_p \). Results of the simulation

are given in Fig. 3. The lowest settling time is obtained for

\( k_p = 61 \). As such, this value has been considered. This value

corresponds to a phase margin of \( \approx 37.8^\circ \) which is within the

widely accepted \( 30^\circ - 60^\circ \) limit.

To validate the developed small-signal model and the tuning

procedure, a validation test is performed. In this test, suddenly

the grid voltage undergoes a \(+15^\circ\) phase-angle step change.

Response of the model versus the actual estimator is given in

Fig. 5. Result shows that the small-signal model developed in

this section is fairly accurate to capture the nonlinear dynamics

of the proposed technique.
Fig. 4. Small-signal model of the proposed enhanced QT1-PLL: (a) basic model and (b) alternative feedback representation with $k_t = 1 + k_p k_d$.

Fig. 5. Small-signal model validation for $+15^\circ$ phase angle step change with $k_e = 1600$, $k_p = 61$, $t_d = 0.005$ and $T_w = 0.01$.

Fig. 6. Test-I: Simulation results.

**Table I**

Control Parameters of the Selected Techniques.

<table>
<thead>
<tr>
<th>Method</th>
<th>QT1</th>
<th>HQT1</th>
<th>FH</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>$k_p$</td>
<td>64</td>
<td>81</td>
<td>61</td>
<td>61</td>
</tr>
<tr>
<td>MAF Window Length</td>
<td>$T$</td>
<td>$T/2$</td>
<td>$T/2$</td>
<td>$T/2$</td>
</tr>
<tr>
<td>DSC Window Length</td>
<td>–</td>
<td>$T/2$</td>
<td>$T/2$</td>
<td>$T/2$</td>
</tr>
<tr>
<td>Phase Margin</td>
<td>≈ 37.8°</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**IV. RESULTS AND DISCUSSIONS**

In this Section, performance of the proposed technique is going to be investigated. Proposed technique is based on the idea of QT1-PLL. As such QT1-PLL [21] and hybrid QT1-PLL (HQT1-PLL) [22], and a recent variant of HQT1-PLL named fast hybrid PLL (FH-PLL) [32] are considered as comparison techniques. Control parameters are given in Table I. All four techniques are implemented in Matlab/Simulink with a sampling frequency of 10 kHz.

**A. Simulation Results**

1) Test-I: Balanced to Off-Nominal Frequency Unbalanced Grid: Effectiveness of the comparative techniques under unbalanced fault at off-nominal frequency condition is tested in this test. Pre-fault grid is made of $V^+ = 1\angle 0^\circ$, Post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.] at $f = 52$ Hz. Simulation results are given in Fig. 6. Results show that both FH-PLL and the proposed technique have no steady-state oscillation in the steady-state parameters whereas this is not the case for QT1- and HQT1-PLLS. In terms of frequency estimation convergence time, the proposed technique took 55 msec. to converge whereas FH-PLL took 68msec.

Similarly, the phase estimation error convergence time of the proposed technique was 6msec. faster compared to FH-PLL. The proposed technique was very rapid to estimate the amplitudes of FFPS and FNFS components as shown in Fig. 6(d). The convergence time is roughly two cycle which shows the effectiveness of the proposed method as a sequence extraction tool.

2) Test-II: Balanced to Off-Nominal Frequency Unbalanced and Biased Grid: Here, the post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.] at $f = 48$ Hz. Moreover, unequal DC offsets of 0.07, 0.06, 0.05 p.u. are added in phase a, b, and c, respectively. Simulation results for Test-II are shown in Fig. 7. Similar to Test-I, steady-state values by QT1- and HQT1-PLLS are outside the settling band. In terms of frequency estimation convergence time, the proposed technique took 58msec. to converge whereas FH-PLL took 12msec. more than the proposed technique. Similarly, the phase estimation error convergence time of the proposed technique was 14msec. faster compared to FH-PLL.

3) Test-III: Balanced to Off-Nominal Frequency Unbalanced and Distorted Grid: Here, the post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.]. $V^+ = 0.0625\angle 45^\circ$, $V^- = 0.0625\angle -45^\circ$, $V^+ = 0.0625\angle 180^\circ$, $V^- = 0.0625\angle -180^\circ$, and 570 Hz inter-harmonics of 0.0625$\angle 90^\circ$ at $f = 52$ Hz. Simulation results are given in Fig. 8. Results in this test are consistent with the previous two cases. Peak-to-peak oscillation in the estimated frequency...
by the proposed technique is 6 times higher for QT1-PLL compared to the proposed technique. In case of phase estimation error, the ratio is almost 4 times. Similar performance improvement by the proposed technique can also be seen compared to FH-PLL. Total harmonic distortion is also the lowest for the proposed technique. This is due to the fact that the MAFs are used in all the comparative techniques; however, they are tuned at the fundamental frequency. This makes the techniques sensitive to frequency variation. However, the proposed technique is significantly less sensitive to same frequency condition despite having the same fundamental frequency tuned MAFs. This is due to the low-pass filter characteristics of the proposed phase detector. This characteristics also helps to extract the FFPS and FFNS amplitude with extremely low total harmonic distortion (THD) as can be seen in Fig. 8(d). Low THD sequence extraction is very important to satisfy strict grid-integration standards for distributed generation systems.

Comparative time-domain summary of the selected techniques are given in Table II.

### B. Experimental Results

The experimental setup, shown in Fig. 9, is used to validate the proposed enhanced QT1-PLL. Here, a PWM-controlled three-phase inverter is used to emulate the adverse grid voltage signal. Three GW Instek GDP-100 high voltage differential probe are used to measure the voltages at the load-side. Parameters of the emulator are given in Table III.

In the first test, a symmetrical voltage sag of 0.5 p.u. is considered. Performances of the comparative techniques are given in Fig. 11. Results show that the proposed technique and QT1-PLL had a peak overshoot of $\approx 1$ Hz while it is $\approx 1.15$ Hz for HQT1- and FH-PLLS. Frequency estimated by the proposed technique returns back to the nominal value in roughly 2 cycles whereas it is slightly higher for the other techniques.

In the second test, $-2$ Hz frequency sag is considered. Performance of the comparative techniques are given in Fig. 10. Except QT1-PLL, the other techniques have first-order response. Although the dynamic responses are similar, the proposed technique show less sensitivity to switching and measurement noises.
Fig. 10. Comparative experimental results for $-0.5$ p.u. voltage sag.

Fig. 11. Comparative experimental results for $-2$ Hz frequency sag.

Fig. 12. Comparative experimental results for distorted grid.

TABLE II

<table>
<thead>
<tr>
<th>Parameter</th>
<th>QT1</th>
<th>HQT1</th>
<th>FH</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Test-I Balanced to Unbalanced Grid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sett. Time ($\pm 0.04$Hz) (msec.)</td>
<td>NA</td>
<td>NA</td>
<td>68</td>
<td>55</td>
</tr>
<tr>
<td>Frequency Overshoot</td>
<td>5.78</td>
<td>5.83</td>
<td>5.34</td>
<td>5.25</td>
</tr>
<tr>
<td>Test-II Balanced to Unbalanced and Biased Grid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sett. Time ($\pm 0.1)$ (msec.)</td>
<td>NA</td>
<td>NA</td>
<td>71</td>
<td>65</td>
</tr>
<tr>
<td>Frequency Overshoot</td>
<td>7.4</td>
<td>7.15</td>
<td>6.8</td>
<td>7</td>
</tr>
<tr>
<td>Test-III Distorted Grid</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oscillation (pk-pk) (Hz)</td>
<td>0.27</td>
<td>0.35</td>
<td>0.14</td>
<td>0.04</td>
</tr>
<tr>
<td>Oscillation (pk-pk) ($^\circ$)</td>
<td>1.55</td>
<td>2.2</td>
<td>0.96</td>
<td>0.41</td>
</tr>
<tr>
<td>THD (%) (Grid - 23.84%)</td>
<td>0.79</td>
<td>1.11</td>
<td>0.37</td>
<td>0.19</td>
</tr>
</tbody>
</table>

NA - Not applicable as the steady-state value is outside of the band

TABLE III

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-Link voltage</td>
<td>$V_{dc} = 310$ V</td>
</tr>
<tr>
<td>Inverter voltage</td>
<td>110 V (rms)</td>
</tr>
<tr>
<td>LCL filter</td>
<td>Inverter and load side $L = 3$ mH, $C = 84 \mu F$</td>
</tr>
<tr>
<td>Inverter rating</td>
<td>20 kVA</td>
</tr>
<tr>
<td>Frequency</td>
<td>Sampling and Switching: 10 kHz</td>
</tr>
<tr>
<td>Load parameter</td>
<td>$R = 167$ Ohm</td>
</tr>
</tbody>
</table>

compared to the other techniques. As all the techniques are tuned using phase margin, dynamic responses will be similar. However, the presence of low-pass filter-like phase detector makes the proposed technique less sensitive to off-nominal frequency components and/or various noises.

In the final test, suddenly diode rectifier which is a highly nonlinear load is added to generate distorted grid. Performance of the comparative techniques are given in Fig. 12. The proposed technique had a peak overshoot of 0.4 Hz while it is 0.5 Hz, 0.55 Hz and 0.6 Hz for QT1-, HQT1-, and FH-PLL,
respectively. Moreover, the proposed technique’s steady-state accuracy is also better than the comparative techniques due to the presence of low-pass filter-like phase detector.

Experimental results in Figs. 10–12 show that the proposed technique has very good dynamic performance and high steady-state accuracy. These results validate the performance of the proposed PLL.

V. CONCLUSION

This paper proposed an enhanced QT1-PLL that eliminates the limitation of conventional QT1-PLLS. The proposed technique uses a novel enhanced phase detector that can separate the FFPS and FFNS components. This makes the proposed technique insensitive to off-nominal FFNS component. Moreover, a novel DC offset rejection filter is also proposed. A systematic procedure for small-signal modeling and tuning is provided for the proposed PLL. Comparative performance analysis using various challenging test scenarios showed that the proposed technique is very suitable for unbalanced and distorted grid. It has fast convergence speed, high degree of immunity to grid abnormalities and it is easy to tune and implement. Thanks to the FFPS and FFNS extraction capabilities, the proposed PLL is a very suitable candidate to be used as a grid-synchronization tool inside fault-tolerant controller of grid-connected converters.

ACKNOWLEDGMENT

Hafiz Ahmed would like to acknowledge Dr. Denis Efimov and Dr. Rosane Ushirobira from Inria, Lille, France for their encouragement and Dr. Rosane Ushirobira from Inria, Lille, France for their help with the writing of this paper.

REFERENCES


Hafiz Ahmed (Senior Member, IEEE) received the Ph.D. degree in automatic control from the University of Lille 1, Lille, France, in 2016. From 2016 to 2021, he was with Clemson University, Clemson, SC, USA, Asia Pacific University, Dhaka, Bangladesh, North South University, Dhaka, Bangladesh, Coventry University, Coventry, U.K., and Birmingham City University, and Birmingham, U.K. Since April 2021, he has been with Nuclear Futures Institute, Bangor University, U.K., where he is currently the Sêr Cymru Senior Lecturer (Associate Professor) of nuclear instrumentation and control. His current research focuses on applied control engineering with special focus in energy and environment.

Dr. Ahmed was the recipient of the European Embedded Control Institute (EECT) Ph.D. award in 2017 and Best Ph.D. Thesis Award from the Research Cluster on Modeling, Analysis, and Management of Dynamic Systems (GDR-MACS) of the National Council of Scientific Research (CNRS) in France, in 2017. He is an Associate Editor for the International Journal of Electrical Engineering Education. He is also actively involved in organizing special issues and sessions at various international journals and conferences.

Mohamed Benbouzid (Fellow, IEEE) received the B.Sc. degree in electrical engineering from the University of Batna, Batna, Algeria, in 1990, the M.Sc. and Ph.D. degrees in electrical and computer engineering from the National Polytechnic Institute of Grenoble, Grenoble, France, in 1991 and 1994, respectively, and the Habilitation à Diriger des Recherches degree from the University of Picardie “Jules Verne,” Amiens, France, in 2000. After receiving the Ph.D. degree, he joined the Professional Institute of Amiens, University of Picardie “Jules Verne,” where he was an Associate Professor of electrical and computer engineering. Since September 2004, he has been with the University of Bret, Brest, France, where he is currently a Full Professor of electrical engineering. Prof. Benbouzid is also a Distinguished Professor and a 1000 Talent Expert with Shanghai Maritime University, Shanghai, China. His main research interests and experience include analysis, design, and control of electric machines, variable-speed drives for traction, propulsion, and renewable energy applications, and fault diagnosis of electric machines.

Prof. Benbouzid is a Fellow of the IET. He is the Editor-in-Chief of the International Journal on Energy Conversion and the Applied Sciences (MDPI) Section on Electrical, Electronics and Communications Engineering. He is a Subject Editor of the IET Renewable Power Generation.

Anant Kumar Verma (Member, IEEE) received the bachelor’s degree in instrumentation engineering from University Science Instrumentation Center, Sri nagar, India, in 2012, the master’s degree in power electronics and drives from the Dehradun Institute of Technology, Dehradun, India, in 2014, and the Ph.D. degree in electrical engineering from the National Institute of Technology Hamirpur, Hamirpur, India, in 2021. His research interests include renewable energy systems, modeling of grid synchronization algorithms, and control of power electronic converters.

Seifeddine Ben El Ghali received the B.Sc. degree in electrical engineering from ENIT, Tunis, Tunisia, in 2005, the M.Sc. degree in automatic control from the University of Poitiers, Poitiers, France, in 2006, and the Ph.D. degree in electrical engineering from the University of Brest, Brest, France, in 2009. After receiving the Ph.D. degree, he joined French Naval Academy, Brest, France, as a Teaching and Research Assistant. Since 2010, he has been an Associate Professor of electrical engineering with Aix-Marseille University, Marseille, France. His current research interests include modeling and control of renewable energy applications.

Zoheir Tir (Senior Member, IEEE) was born in El Oued, Algeria. He received the B.Sc. degree in electrical engineering from the University of Batna 2, Algeria in 2007, the M.Sc. degree in electrical engineering from the University of Setif, Algeria, in 2010, and the Sc.D. degree in electrical engineering from the University of Batna 2, in 2014. In 2008, he became an Instructor with the Department of Electrical Engineering, University of El Oued, Algeria, where he was a Lecturer in 2011. From 2014 to 2016, he was an Assistant Professor, where he was also an Associate Professor from 2016 to 2020. In December 2020, he was promoted to the rank of Professor in the field of electrical engineering with the University of El Oued. His research project involves automatic control and its implementation on AC motor drives, power electronics systems, renewable energy systems, and observers and estimators, and DSP-based real-time control.
GENERAL INSTRUCTIONS

• Authors: Carefully check the page proofs (and coordinate with all authors); additional changes or updates WILL NOT be accepted after the article is published online/print in its final form. Please check author names and affiliations, funding, as well as the overall article for any errors prior to sending in your author proof corrections. Your article has been peer reviewed, accepted as final, and sent in to IEEE. No text changes have been made to the main part of the article as dictated by the editorial level of service for your publication.

• Authors: Please check ALL author names for correct spelling, abbreviations, and order of first and last name in the byline, affiliation footnote, and bios.

• Authors: We cannot accept new source files as corrections for your article. If possible, please annotate the PDF proof we have sent you with your corrections and upload it via the Author Gateway. Alternatively, you may send us your corrections in list format. You may also upload revised graphics via the Author Gateway.

• Authors: Please note that once you upload your changes, they will be entered and your article finalized. The proofing process is now complete and your article will be sent for final publication and printing. If you would like an additional proof to review, this should be noted as it is not IEEE policy to send multiple proofs. Once your article is posted on Xplore, it is considered final and the article of record. No further changes will be allowed at this point so please ensure scrutiny of your final proof.

• Authors: Unless invited or otherwise informed, a mandatory Excessive Article Length charges will be incurred if your article is over the page limit set by the society in the Information for Authors. If you have any questions regarding overlength page charges, need an invoice, or have any other billing questions, please contact reprints@ieee.org as they handle these billing requests.

QUERIES

Q1. Author: Please provide the name of the corresponding author.
Q2. Author: Please confirm or add details for any funding or financial support for the research of this article.
Q3. Author: Please check and confirm whether the author affiliations in the first footnote are correct as set.
Q4. Author: Please provide the postal code for the affiliation of author Seifeddine Ben Elghali.
Q5. Author: Please update Refs. [1] and [33].
Quasi Type-1 PLL With Tunable Phase Detector for Unbalanced and Distorted Three-Phase Grid

Hafiz Ahmed, Senior Member, IEEE, Zoheir Tir, Senior Member, IEEE, Anant Kumar Verma, Member, IEEE, Seifeddine Ben Elghali, and Mohamed Benbouzid, Fellow, IEEE

Abstract—Out of various moving average filter (MAF)-based phase-locked-loop (PLL), quasi type-1 PLL (QT1-PLL) is widely adopted due to its fast dynamic performance, implementation simplicity, and harmonics rejection abilities. However, the performance of QT1-PLL deteriorates in the presence of an off-nominal frequency unbalanced grid voltage component. Moreover, the sensitivity towards the fundamental frequency negative sequence (FFNS) component is high. Hence, this paper proposes a novel enhanced QT1-PLL solution that is insensitive to unbalance in the grid voltage signal during off-nominal frequency conditions. The proposed adaptive phase detector makes it possible to estimate both the fundamental frequency positive sequence (FFPS) and FFNS components with a high degree of immunity against harmonics. Notably, the pre-loop separation of the FFPSs and the FFNS components helps suppress the second harmonic oscillations for improving the parameter estimation accuracy. The loop-filter design of QT1-PLL remains unaffected and requires a proportional gain to estimate the fundamental phase and frequency information. To address the DC offset issue, a modified delayed signal cancellation method is also proposed, which can theoretically eliminate the DC offset for any arbitrary delay length. A small-signal model of the proposed PLL is developed for the sake of stability analysis. Comparative numerical simulation and experimental results are provided with various variants of QT1-PLLS to demonstrate the performance improvement achieved with the proposed technique.

Index Terms—Phase locked-loop, delayed signal cancellation, moving average filter.

I. INTRODUCTION

The penetration of grid-interfaced power electronic converters into traditional electric power grid is increasing day-by-day. They are used for various purposes such as grid-integration of distributed energy resources [1]–[5], power quality improvement [6], supplying domestic and industrial loads [7], charging electric vehicles [8], to name a few. These applications require grid-synchronous operation of the converter with the grid. This process is commonly known as grid-synchronization in the literature. Grid-synchronization necessitates the real-time extraction of unknown grid voltage parameters. As a result, a significant research attention has been given to this problem in the last few decades.

Many fast, efficient, and accurate techniques are already reported in the literature. Out of them, phase-locked loop (PLL) [9]–[13] and it’s various variants are particularly popular. Traditional synchronous reference frame-PLL (SRF-PLL) uses Park’s transformation as the phase detector and uses a proportional-integral low-pass filter to estimate the unknown grid frequency and phase. The SRF-PLL has fast convergence speed and good disturbance rejection capability. However, this PLL is designed for a balanced grid i.e. only the fundamental frequency positive sequence (FFPS) component is present. In practice, especially at the distribution network level, the grid often has a level of phase unbalance, e.g., more than 50% of the 800 low voltage substations in Cardiff, U.K. have serious phase unbalance [14]. So, enhanced filtering capability is essential to ensure efficient operation of PLL under the presence of phase unbalance i.e. both FFPS and fundamental frequency negative sequence (FFNS) components exist simultaneously.

In the presence of phase unbalance, the phase detector of SRF-PLL generates an undesirable double frequency components. To eliminate the undesirable components, several solutions propose the application of additional filtering stage(s) through pre-loop, in-loop and a combination of both. In the case of pre-loop, filters are applied in the stationary reference frame, i.e., $\alpha\beta$-frame where as in-loop filters are applied in the synchronous reference frame, i.e., dq-frame. In the case of hybrid filtering, filters are applied at both stationary and synchronous reference frames.

Some popular filters proposed in the literature are: delayed signal cancellation (DSC) [15]–[17], complex coefficient filter (CCF) [18], [19], moving average filter [20]–[24], orthogonal signal generator (OSG) filter such as second-order generalized integrator (SOGI) [25], adaptive notch filter (ANF) [26], to...
In addition to the filter-based SRF-PLLs, multiple reference frame-based SRF-PLLs such as double decoupled SRF-PLL [27] are also popular in the literature.

Delayed signal cancellation (DSC) [15]–[17], [28] is a popular technique to eliminate the FFNS from the measured grid voltages at the point of common coupling. In order to make DSC-PLL immune to harmonics, multiple DSC operators are used in cascade. So, prior information about the grid harmonics is needed. Moreover, in the case of off-nominal frequency operation, frequency-adaptive DSCs are proposed [29]. This can potentially increase the computational complexity. By using cross-coupling between two CCFs, CCF-PLL [18], [19] can extract grid-synchronized FFPS and FFNS components. CCF is very suitable for selective harmonic elimination. However, multiple CCFs are required to eliminate the effect of harmonics which causes additional computational burden.

OSG-PLLs operate in the stationary reference frame, i.e., \( \alpha \beta \)-frame and uses OSGs to separate the FFPS and FFNS components followed by traditional SRF-PLL. OSGs typically have band-pass (cf. SOGI [25]) or notch (cf. ANF [26]) characteristics. To enhance the harmonic robustness of OSG-PLLs, multiple parallel OSGs are often recommended in the literature [30]. This can be computationally complex. Moreover, discretization of parallel OSGs is not straightforward, specially for high-order harmonics. Multiple reference frame PLLs use multiple SRFs to separate the FFPS and FFNS components. In the case of DDSRF-PLL, two cross-loaded reference frames operating at opposite instantaneous phases are used. This helps to make the PLL insensitive to FFNS components. However, the presence of harmonics and/or DC-offset deteriorates the performance. This necessitates the application of several reference frames where each operates at the relevant instantaneous phases. This kind of structure is complex and not suitable for low-cost embedded devices-based real-time implementation.

MAF-PLLs [20]–[24] provides an interesting solution to eliminate the effect of harmonics and/or DC offset. Here, MAF is used to eliminate the effect of FFNS component. Depending on the MAF window length, MAF-PLL can be very effective to block all harmonics and DC offset. However, this comes at the cost of slow dynamic response [20]. To enhance the convergence speed of MAF-PLL, quasi-type-I-PLL (QT1-PLL) is proposed in [21]. The QT1-PLL uses the idea of frequency-adaptive demodulation [31]. An advantage of this approach is that only a proportional loop filter can estimate the unknown grid-frequency whereas proportional-integral loop filter is required for conventional MAF-PLL. However, QT1-PLL is sensitive to off-nominal FFNS component. Since, fundamental frequency tuned MAFs are used in QT1-PLL, it cannot completely block the FFNS component if they appear at off-nominal frequency condition. To speed-up the convergence speed of QT1-PLL, hybrid QT1-PLL (HQT1-PLL) [22] is proposed. In this case, DSC operators are applied in the \( \alpha \beta \)-frame whereas MAF is applied in the \( dq \)-frame. However, fast dynamic response comes at the cost of sacrificing the high phase margin. Moreover, HQT1-PLL is also sensitive to off-nominal FFNS component. To reduce the effect of off-nominal frequency FFNS component sensitivity of QT1-PLL, total QT1-PLL (TQT1-PLL) is proposed in [24].

In this case, a third-order non-adaptive MAF is proposed. This MAF has same window length as QT1-PLL but has significantly lower steady-state errors in the presence of off-nominal FFNS component. However, this comes at the cost of high sensitivity to sub- and inter-harmonics. In [32], the authors have proposed the application of all-pass filter (APF) [33] as the sequence components separator for HQT1-PLL. Although this technique can reduce the sensitivity, however, APF on its own has limited filtering capability. This can be a limiting factor when the grid voltage has inter- and/or sub-harmonics components. Similar line of investigation is considered in [34] where third-order generalized integrator is considered as the pre-loop filter. It is to be noted here that none of the QT1-PLL techniques discussed in this section can extract the FFNS component with high degree of harmonic immunity. This limits their application where sequence extraction is important [35].

Comparative analysis in [23] shows that out of various MAF-PLLs, QT1-PLL is very suitable for grid-connected converters. This motivates the current work of improving the performance of QT1-PLL. Our main objective is to use QT1-PLL for FFPS and FFNS sequence extraction. For this purpose, an enhanced phase detector is constructed in this work. This phase detector can separate the FFPS and FFNS initial phase-angle and amplitudes. Output of the phase detectors are passed through a proportional loop-filter to estimate the unknown frequency and instantaneous phase of the grid voltage. A small-signal model is derived through analytical calculations and constructive gain tuning procedures are developed for the proposed enhanced QT1-PLL. Finally, the performance of the proposed technique is verified through simulation and experiments on a PWM-controlled voltage source inverter. In contrast to the conventional QT1-PLLs, the proposed approach is insensitive to off-nominal FFNS component. Moreover, it can extract FFPS and FFNS components unlike conventional QT1-PLLs. These are the main contributions of this work.

The rest of this paper is organized as follows: Section II summarizes the conventional QT1-PLL. Development of the proposed enhanced QT1-PLL is given in Section III. Results and discussions are given in Section IV. Finally, concluding remarks are given in Section V.

II. QUASI TYPE-I PLL: BRIEF OVERVIEW

This section summarizes the basic idea of the conventional QT1-PLL as proposed in [21]. Block diagram of the QT1-PLL is given in Fig. 1. To analyze the phase detector of the QT1-PLL, let us consider the three-phase grid voltages in \( \alpha \beta \)-frame as:

\[
v_{\alpha}(t) = V \cos(\omega t + \phi),
\]

where \( V \) is the peak value of the grid voltage, \( \omega \) is the grid angular frequency, and \( \phi \) is the initial phase angle. The task of the phase detector is to estimate the unknown frequency and initial phase-angle of the grid voltage. In the case of off-nominal frequency, the frequency estimation error can be divided into two parts: the frequency offset error and the fractional frequency error.

The frequency offset error is defined as the difference between the estimated frequency and the actual frequency of the grid voltage. The fractional frequency error is defined as the ratio of the frequency offset error to the actual frequency of the grid voltage. The frequency offset error can be expressed as:

\[
\Delta f = f_{est} - f_{act}
\]

where \( f_{est} \) is the estimated frequency and \( f_{act} \) is the actual frequency of the grid voltage.

The fractional frequency error can be expressed as:

\[
\frac{\Delta f}{f_{act}} = \frac{f_{est} - f_{act}}{f_{act}}
\]

In the case of off-nominal frequency, the frequency offset error and the fractional frequency error can be used to estimate the unknown frequency and initial phase-angle of the grid voltage. The frequency offset error can be estimated using a frequency-adaptive DSC, whereas the fractional frequency error can be estimated using a generalized integrator. The frequency detector is then used to estimate the unknown frequency of the grid voltage. The initial phase-angle of the grid voltage can be estimated using a phase detector that utilizes the estimated frequency and the measured three-phase grid voltages in \( \alpha \beta \)-frame.
where the amplitude, angular frequency, and the initial phase-angle are given by $V$, $\omega$, and $\phi$, respectively. The instantaneous phase of the signals (1) and (2) is given by $\Theta = \omega t + \phi \in [0, 2\pi)$. The voltages in (1) and (2) are converted into the synchronous reference frame $(d, q)$ by applying the Park-type transformation and given by:

$$
\begin{bmatrix}
v_d \\
v_q
\end{bmatrix} = \begin{bmatrix}
\cos(\hat{\omega} t) & \sin(\hat{\omega} t) \\
-\sin(\hat{\omega} t) & \cos(\hat{\omega} t)
\end{bmatrix} \begin{bmatrix}
v_a \\
v_b
\end{bmatrix}.
$$

From (3), the direct and quadrature-axis voltages can be rewritten as:

$$
v_d = v_a \cos(\hat{\omega} t) + v_b \sin(\hat{\omega} t),
$$

$$
v_q = v_a \cos(\hat{\omega} t) - v_b \sin(\hat{\omega} t),
$$

It is to be noted here that only when $\phi = \pm n\pi, n = 0, 1, 2, \ldots$, $v_d \approx V$ and $v_q \approx 0$ which is the same as the output of the phase detector of SRF-PLL [9]. From (6) and (7), the initial phase-angle can be estimated as:

$$
\hat{\phi} = \text{atan2}(v_q, v_d),
$$

where $\text{atan2}$ is the double quadrant arctangent function. In the above analysis, it is assumed that the grid is balanced and does not contain any harmonics. In practice, the grid is unbalanced, then, the FFNS component will appear as a double the fundamental frequency component in (6) and (7). Similarly, odd-order harmonics in the grid voltage will also appear as even-order harmonics in (6) and (7). These high frequency components will introduce ripple in the estimated phase-angle. However, the frequency even-order AC components can be filtered out by using a moving average filter (MAF) of window length, $T_w = T/2$, where $T$ is the period of the fundamental component. The transfer function of the MAF in continuous and discrete-time are given by

$$
G_{MAF}(s) = \frac{1 - e^{-T_w s}}{T_w s},
$$

$$
G_{MAF}(z) = \frac{1 - z^{-N}}{N \left( \frac{1 - z^{-1}}{1 - z^{-1}} \right)},
$$

where $N = T/T_s$ with $T_s$ being the sampling period. There are three major issues that affect the performance of the standard QT1-PLL. Firstly, the phase detector part does not use any gain i.e. no design freedom. Secondly, off-nominal frequency-negative-sequence component will introduce high frequency ripple in the estimated phase. Finally, it is not capable of extracting the FFNS component. These issues will be addressed in the next section.

### III. ENHANCED QT1-PLL

In this section, the proposed modifications are detailed. First, the development of the proposed modified delayed signal cancellation (DSC) is detailed. Then, tunable phase detector is given followed by the small-signal model-based stability analysis and tuning of the proposed PLL. For the remainder of this Section, let us consider the unbalanced grid voltages in the $\alpha\beta$-frame as:

$$
v_a = V^0_a + V^+ \cos(\omega t + \phi^+) + V^- \cos(\omega t + \phi^-),
$$

$$
v_b = V^0_b + V^+ \sin(\omega t + \phi^+) - V^- \sin(\omega t + \phi^-),
$$

where DC offsets are denoted by $V^0_a$ and $V^0_b$, the superscript $+$ and $-$ indicate the positive- and negative-sequence component and the remaining variables retain the same meaning as defined in Section II.

#### A. DC Offset Rejection

To reject DC offset, half-cycle DSC is a popular solution in the literature [22], [24], [28], [32]. In this work, we are considering a modified version of the DSC method for DC offset rejection. For this purpose, let us consider the delayed versions of the signals (11) and (12) as given below:

$$
v^\text{ntd}_l = v_a (t - nt_d),
$$

for $l \in \{\alpha, \beta\}, n = 1, 2$ with $t_d$ being the basic time delay. Let us denote the DC offset-free version of the signals (11) and (12) as $v^\theta_l$ and $v^\beta_l$. Then, these signals can be estimated using (11), (12), and (13) as given below:

$$
v^\theta_l = v_l + \frac{0.5}{\cos(\omega t_d)} - 1 \left( v_l - 2 \cos(\omega t_d) v^\text{ntd}_l + v^\text{ntd}_l^2 \right). \tag{14}
$$

Using (14), DC offset-free signals can be estimated using any arbitrary amount of time-delay as opposed to the half-cycle delay requirement of traditional DSC method. To implement (14), real-time information of the grid frequency $\omega$ is required. However, real-time frequency adaptation can complicate the modeling and tuning process. As such, frequency-fixed version of (14) is considered similar to [22], [24], [32] where the frequency $\omega$ is substituted by its nominal value. However, this will introduce amplitude and phase attenuation in the off-nominal frequency condition. So, compensation of these deviations need to be considered. For this purpose, transfer function of the filter (14) needs to be considered. Then, based on the developed transfer function, quantification of the amplitude and phase attenuation need to be studied. Filter (14) has the same transfer function of convention half-cycle DSC if $t_d = T/4$ is considered. For this value of $t_d$, the total delay of the proposed DSC filter (14) is the same as the standard DSC, i.e., $T/2$. As such, this value of $t_d$ is selected. For this value, transfer function of (14) in the
Let us consider that \( \omega = \omega_0 + \Delta \omega \), where \( \omega_0 \) is the nominal value and \( \Delta \omega \) is the deviation. Then, the amplitude and phase of transfer function (15) can be found as [36]:

\[
|G_{DSC}^{\alpha \beta}(s)| \approx 1 - k_v (\Delta \omega)^2, \tag{16}
\]

where \( k_v = T^2/32 \) and \( k_\phi = T/4 \). From (16) and (17), it is clear that in the off-nominal frequency case, amplitude and phase attenuation are characterized by \( k_v \) and \( k_\phi \). As such, compensation of these pre-loop filter induced attenuation need to be considered in the in-loop of the PLL. It is to pointed out here that as a particular case of (14), convention half-cycle DSC filter can eliminates DC offset for any value of \( t_d \). Moreover, despite the transfer functions being equal for \( t_d = T/4 \), the dynamic response is not the same for our DSC and the conventional counterpart.

Transfer function (15) in the dq-frame is given by:

\[
G_{DSC}^{dq}(s) = \left(1 + e^{-2\pi aT}V\right)/2. \tag{18}
\]

Transfer function (18) will be used for small-signal modeling purpose later in Section III-C.

### B. Tunable Phase Detector

To develop the phase detector with tunable gain, let us consider the offset-free signal in (11) and (12), i.e., \( v^0_\alpha \) and \( v^0_\beta \). By applying basic trigonometric identities, expressions of \( v^0_\alpha \) and \( v^0_\beta \) can be expanded and rewritten into the parametric form as [37], [38]:

\[
\begin{align*}
v^0_\alpha &= \Omega^{\alpha \beta}_\alpha \theta_\alpha, \\
v^0_\beta &= \Omega^{\alpha \beta}_\beta \theta_\beta,
\end{align*} \tag{19, 20}
\]

where

\[
\Omega^\alpha = \Omega^\beta = \begin{bmatrix} \cos(\omega t) & \sin(\omega t) \end{bmatrix}^T,
\]

\[
\theta_\alpha = \begin{bmatrix} \theta_\alpha^1 \\ \theta_\alpha^2 \end{bmatrix} = \begin{bmatrix} V^+ \cos(\phi^+) + V^- \cos(\phi^-) \\ -V^+ \sin(\phi^+) - V^- \sin(\phi^-) \end{bmatrix},
\]

\[
\theta_\beta = \begin{bmatrix} \theta_\beta^1 \\ \theta_\beta^2 \end{bmatrix} = \begin{bmatrix} V^+ \sin(\phi^+) - V^- \sin(\phi^-) \\ V^+ \cos(\phi^+) - V^- \cos(\phi^-) \end{bmatrix},
\]

with the unknown parameter vectors being denoted by \( \theta_\alpha \) and \( \theta_\beta \) while \( \Omega^\alpha \) and \( \Omega^\beta \) denote the known information vector. To estimate the unknown parameter vectors \( \theta_\alpha \) and \( \theta_\beta \) from the measured voltages \( v_\alpha \) and \( v_\beta \), let us consider the estimated voltages as \( v^e_\alpha = \Omega^{\alpha \beta}_\alpha \hat{\theta}_\alpha \) and \( v^e_\beta = \Omega^{\alpha \beta}_\beta \hat{\theta}_\beta \). Let us define the parameter vector estimation error as \( \hat{\theta}_\alpha = \theta_\alpha - \hat{\theta}_\alpha \) and \( \hat{\theta}_\beta = \theta_\beta - \hat{\theta}_\beta \).

Then, the output estimation error can be written as:

\[
\begin{align*}
\hat{v}^e_\alpha &= v_\alpha - v^\alpha_\alpha = \Omega^{\alpha \beta}_\alpha \hat{\theta}_\alpha, \\
\hat{v}^e_\beta &= v_\beta - v^\beta_\beta = \Omega^{\alpha \beta}_\beta \hat{\theta}_\beta.
\end{align*} \tag{21, 22}
\]

Let us consider the following Lyapunov-like function with \( k_e > 0 \):

\[
V(\hat{\theta}_\alpha, \hat{\theta}_\beta) = \frac{1}{2} \left( \hat{\theta}_\alpha^T k_e^{-1} \hat{\theta}_\alpha + \hat{\theta}_\beta^T k_e^{-1} \hat{\theta}_\beta \right). \tag{23}
\]

Time-derivative of (23) leads,

\[
\dot{V} = -\hat{\theta}_\alpha^T k_e^{-1} \hat{\theta}_\alpha - \hat{\theta}_\beta^T k_e^{-1} \hat{\theta}_\beta. \tag{24}
\]

Let us select the parameter vector update laws as:

\[
\begin{align*}
\dot{\hat{\theta}}_\alpha &= k_e \Omega^\beta \hat{\theta}_\alpha, \tag{25} \\
\dot{\hat{\theta}}_\beta &= k_e \Omega^\beta \hat{\theta}_\beta. \tag{26}
\end{align*}
\]

By plugging in the update laws (25) and (26) into (24), one can get that:

\[
\dot{V} = -\left( \hat{v}^e_\alpha \right)^2 - \left( \hat{v}^e_\beta \right)^2 \leq 0.
\]

This proves the boundedness of the parameter vector estimation error. Parameter update laws (25) and (26) can be used to extract the amplitude and phase angles. In obtaining the update laws, it is assumed that the information vectors \( \Omega^\alpha \) and \( \Omega^\beta \) are known a priori. In practice, the grid frequency is unknown. In this case, an estimate of the grid frequency has to be used. By considering the estimated grid frequency, the unknown parameter estimation laws can be written in the scaler form as:

\[
\begin{align*}
\dot{\hat{\theta}}_\alpha &= k_e \cos(\hat{\omega} t) \hat{v}^e_\alpha, \tag{27} \\
\dot{\hat{\theta}}_\beta &= k_e \sin(\hat{\omega} t) \hat{v}^e_\beta. \tag{28}
\end{align*}
\]

From the estimated parameters, direct- and quadrature-axis positive- and negative-sequence voltages can be obtained as:

\[
\begin{align*}
v^+_d &= \hat{\theta}_\alpha \hat{\theta}_\beta, \\
v^+_q &= \hat{\theta}_\beta - \hat{\theta}_\alpha, \\
v^-_d &= \hat{\theta}_\alpha + \hat{\theta}_\beta, \\
v^-_q &= \hat{\theta}_\beta - \hat{\theta}_\alpha. \tag{31-34}
\end{align*}
\]

Similar to QT1-PLL, estimated direct and quadrature-axis positive- and negative-sequence voltages will also be passed through MAF to enhance the harmonic robustness. Then, the amplitude and phase-angle of the positive- and negative-sequence voltages can be obtained as:

\[
\begin{align*}
\hat{V}^+ &= \sqrt{\left( v^+_d \right)^2 + \left( v^+_q \right)^2}, \tag{35} \\
\hat{V}^- &= \sqrt{\left( v^-_d \right)^2 + \left( v^-_q \right)^2}, \tag{36} \\
\hat{\phi}^+ &= \tan^{-1}\left( \frac{v^+_q}{v^+_d} \right). \tag{37}
\end{align*}
\]
The considered parameter estimation technique described by (27)–(30) is nonlinear in nature and not very suitable to find an analytical formula to tune the phase detector gain \( k_c \). To find an explicit gain tuning formula, let us consider the FFPS phase-angle dynamics by using (37):

\[
\dot{\phi}^- = \text{atan2}(v_q^-, v_d^-).
\]  

(38)

Using (35)–(38) and the estimated \( \dot{\omega}_t \), FFPS and FFNS can easily be obtained. Block diagram of the proposed tunable phase detector based enhanced QT1-PLL for the FFPS case is given in Fig. 2.

**C. Small-Signal Modeling and Tuning**

1) **Small-Signal Modeling**: The considered parameter estimation technique described by (27)–(30) is nonlinear in nature and not very suitable to find an analytical formula to tune the phase detector gain \( k_c \). To find an explicit gain tuning formula, let us consider the FFPS phase-angle dynamics by using (37):

\[
\dot{\phi}^+ = \frac{v_d^+ v_q^- - v_q^+ v_d^-}{\left(v_d^2 + v_q^2\right)^{\frac{3}{2}}}.
\]

(39)

By substituting (27)–(32) into (39), it can be found that:

\[
\dot{\phi}^+ = \frac{\dot{\hat{\phi}}}{2} = \frac{\ddot{\hat{\phi}}}{2} = \frac{\dot{\hat{\phi}}}{2}.
\]

(40)

In the quasi-locked condition, \( V^+ \approx \hat{V}^+ \), \( V^- \approx \hat{V}^- \), \( \Theta^+ \approx \hat{\Theta}^+ \), and \( \Theta^- \approx \hat{\Theta}^- \). In this case, \( \hat{V}^- \approx \hat{V}^+ - \hat{V}^- \approx \hat{V}^+ - \hat{V}^- \approx \hat{V}^+ \), and \( \hat{\Theta}^- \approx \hat{\Theta}^+ \). Moreover, by applying small-angle approximation formula, one can obtain that \( \sin(\hat{\Theta}^- + \hat{\Theta}^+) \approx 0 \). Therefore, (40) can be simplified as:

\[
\dot{\phi}^+ \approx \frac{k_c}{2} (\hat{\Theta}^+ - \hat{\Theta}^+).
\]

(41)

From (41), the phase-angle transfer function can be obtained as:

\[
G_{PD}(s) = \frac{\hat{\phi}^+(s)}{\hat{\phi}^+(s)} = \frac{1}{\tau_s s + 1},
\]

(42)

where \( \tau_s = 2/k_c \). From the transfer function (42), it is clear that the considered phase detector has a first-order dynamics. As such, the gain \( k_c \) can be tuned by using the formula:

\[
k_c = \frac{8 \tau_s}{1},
\]

(43)

where \( \tau_s \) is the desired settling time. Using the transfer function (42) and the block diagram of the proposed enhanced QT1-PLL (cf. Fig. 2), the small-signal model can be obtained as shown in Fig. 4.

2) **Tuning**: The proposed technique has three tuning parameters. They are: phase detector gain \( k_c \) and the frequency estimator gain \( k_p \). The proposed phase detector can be considered as the observer while the loop-filter can be considered as the controller. In traditional observer-based control system, the observer’s convergence speed is typically selected as significantly faster than the controller’s convergence speed. Similar idea is considered here also to tune the phase detector gain \( k_c \). To tune this again, we assume a quarter cycle convergence time i.e. \( \tau_s = T/4 \). With this value of \( \tau_s \), the phase detector gain can be found as \( k_c = 1000 \) from (43).

Finally, to tune the loop-filter parameter \( k_p \), we have considered settling time-based tuning approach similar to [22], [24], [32]. For this purpose, frequency step test of \( +2 \) Hz is considered. Then, the settling time (within 2% of the final value) are calculated for different values of \( k_p \). Results of the simulation are given in Fig. 3. The lowest settling time is obtained for \( k_p = 61 \). As such, this value has been considered. This value corresponds to a phase margin of \( \approx 37.8^\circ \) which is within the widely accepted \( 30^\circ - 60^\circ \) limit.

To validate the developed small-signal model and the tuning procedure, a validation test is performed. In this test, suddenly the grid voltage undergoes a \( +15^\circ \) phase-angle step change. Response of the model versus the actual estimator is given in Fig. 5. Result shows that the small-signal model developed in this section is fairly accurate to capture the nonlinear dynamics of the proposed technique.
**IV. RESULTS AND DISCUSSIONS**

In this Section, performance of the proposed technique is going to be investigated. Proposed technique is based on the idea of QT1-PLL. As such QT1-PLL [21] and hybrid QT1-PLL (HQT1-PLL) [22], and a recent variant of HQT1-PLL named fast hybrid - PLL (FH-PLL) [32] are considered as comparison techniques. Control parameters are given in Table I. All four techniques are implemented in Matlab/Simulink with a sampling frequency of 10 kHz.

**A. Simulation Results**

1) Test-I: Balanced to Off-Nominal Frequency Unbalanced Grid: Effectiveness of the comparative techniques under unbalanced fault at off-nominal frequency condition is tested in this test. Pre-fault grid is made of $V^+ = 1\angle 0^\circ$. Post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.] at $f = 52$ Hz. Simulation results are given in Fig. 6. Results show that both FH-PLL and the proposed technique have no steady-state oscillation in the steady-state parameters whereas this is not the case for QT1- and HQT1-PLLs. In terms of frequency estimation convergence time, the proposed technique took 55 msec. to converge whereas FH-PLL took 68 msec. Similarly, the phase estimation error convergence time of the proposed technique was 6 msec. faster compared to FH-PLL. The proposed technique was very rapid to estimate the amplitudes of FFPS and FFNS components as shown in Fig. 6(d). The convergence time is roughly two cycle which shows the effectiveness of the proposed method as a sequence extraction tool.

2) Test-II: Balanced to Off-Nominal Frequency Unbalanced and Biased Grid: Here, the post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.] at $f = 48$ Hz. Moreover, unequal DC offsets of $0.07, 0.06, 0.05$ p.u. are added in phase a, b, and c, respectively. Simulation results for Test-II are shown in Fig. 7. Similar to Test-I, steady-state values by QT1- and HQT1-PLLs are outside the settling band. In terms of frequency estimation convergence time, the proposed technique took 58 msec. to converge whereas FH-PLL took 12 msec. more than the proposed technique. Similarly, the phase estimation error convergence time of the proposed technique was 14 msec. faster compared to FH-PLL.

3) Test-III: Balanced to Off-Nominal Frequency Unbalanced and Distorted Grid: Here, the post-fault grid is composed of $V^+ = 0.733\angle 45^\circ$ [p.u.] and $V^- = 0.211\angle -45^\circ$ [p.u.] at $f = 52$ Hz. Moreover, unequal DC offsets of $0.07, 0.06, 0.05$ p.u. are added in phase a, b, and c, respectively. Simulation results for Test-II are shown in Fig. 7. Similarly, the phase estimation error convergence time of the proposed technique was 14 msec. faster compared to FH-PLL. Similarly, the phase estimation error convergence time of the proposed technique was 14 msec. faster compared to FH-PLL.
by the proposed technique is 6 times higher for QT1-PLL compared to the proposed technique. In case of phase estimation error, the ratio is almost 4 times. Similar performance improvement by the proposed technique can also be seen compared to FH-PLL. Total harmonic distortion is also the lowest for the proposed technique. This is due to the fact that the MAFs are used in all the comparative techniques, however, they are tuned at the fundamental frequency. This makes the techniques sensitive to frequency variation. However, the proposed technique is significantly less sensitive to same frequency condition despite having the same fundamental frequency tuned MAFs. This is due to the low-pass filter characteristics of the proposed phase detector. This characteristics also helps to extract the FFPS and FFNS amplitude with extremely low total harmonic distortion (THD) as can be seen in Fig. 8(d). Low THD sequence extraction is very important to satisfy strict grid-integration standards for distributed generation systems.

Comparative time-domain summary of the selected techniques are given in Table II.

B. Experimental Results

The experimental setup, shown in Fig. 9, is used to validate the proposed enhanced QT1-PLL. Here, a PWM-controlled three-phase inverter is used to emulate the adverse grid voltage signal. Three GW Instek GDP-100 high voltage differential probe are used to measure the voltages at the load-side. Parameters of the emulator are given in Table III.

In the first test, a symmetrical voltage sag of 0.5 p.u. is considered. Performances of the comparative techniques are given in Fig. 11. Results show that the proposed technique and QT1-PLL had a peak overshoot of approximately 1 Hz while it is approximately 1.15 Hz for HQT1- and FH-PLLS. Frequency estimated by the proposed technique returns back to the nominal value in roughly 2 cycles whereas it is slightly higher for the other techniques.

In the second test, −2 Hz frequency sag is considered. Performance of the comparative techniques are given in Fig. 10. Except QT1-PLL, the other techniques have first-order response. Although the dynamic responses are similar, the proposed technique show less sensitivity to switching and measurement noises.
Fig. 10. Comparative experimental results for −0.5 p.u. voltage sag.

Fig. 11. Comparative experimental results for −2 Hz frequency sag.

Fig. 12. Comparative experimental results for distorted grid.

| TABLE II | COMPARATIVE SUMMARY OF THE SELECTED TECHNIQUES. |
|-------------------|-------------------|-------------------|-------------------|
| Test-I: Balanced to Unbalanced Grid | QT1 | HQT1 | FH | Proposed |
| Sett. Time (±0.04Hz) (msec.) | NA | NA | 68 | 55 |
| Frequency Overshoot | 5.78 | 5.83 | 5.34 | 5.25 |
| Test-II: Balanced to Unbalanced and Biased Grid | QT1 | HQT1 | FH | Proposed |
| Sett. Time (±0.1°) (msec.) | NA | NA | 71 | 65 |
| Frequency Overshoot (Hz) | 7.4 | 7.15 | 6.8 | 7 |
| Test-III: Distorted Grid | | | | |
| Oscillation (pk-pk) (Hz) | 0.27 | 0.35 | 0.14 | 0.04 |
| Oscillation (pk-pk) (°) | 1.55 | 2.2 | 0.96 | 0.41 |
| THD (%) (Grid - 23.84%) | 0.79 | 1.11 | 0.37 | 0.19 |

NA - Not applicable as the steady-state value is outside of the band.

TABLE III | SYSTEM PARAMETERS.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-Link voltage</td>
<td>$V_{dc} = 310$ V</td>
</tr>
<tr>
<td>Inverter voltage</td>
<td>110 V (rms)</td>
</tr>
<tr>
<td>LCL filter</td>
<td>Inverter and load side $L = 3$ mH, $C = 84\mu F$</td>
</tr>
<tr>
<td>Inverter rating</td>
<td>20 kVA</td>
</tr>
<tr>
<td>Frequency</td>
<td>Sampling and Switching: 10 kHz</td>
</tr>
<tr>
<td>Load parameter</td>
<td>$R = 167$ Ohm</td>
</tr>
</tbody>
</table>

compared to the other techniques. As all the techniques are tuned using phase margin, dynamic responses will be similar. However, the presence of low-pass filter-like phase detector makes the proposed technique less sensitive to off-nominal frequency components and/or various noises.

In the final test, suddenly diode rectifier which is a highly nonlinear load is added to generate distorted grid. Performance of the comparative techniques are given in Fig. 12. The proposed technique had a peak overshoot of 0.4 Hz while it is 0.5 Hz, 0.55 Hz and 0.6 Hz for QT1-, HQT1-, and FH-PLL, respectively.
respectively. Moreover, the proposed technique’s steady-state accuracy is also better than the comparative techniques due to the presence of low-pass filter-like phase detector.

Experimental results in Figs. 10–12 show that the proposed technique has very good dynamic performance and high steady-state accuracy. These results validate the performance of the proposed PLL.

V. CONCLUSION

This paper proposed an enhanced QT1-PLL that eliminates the limitation of conventional QT1-PLLs. The proposed technique uses a novel enhanced phase detector that can separate the FFPS and FFNS components. This makes the proposed technique insensitive to off-nominal FFNS component. Moreover, a novel DC offset rejection filter is also proposed. A systematic procedure for small-signal modeling and tuning is provided for the proposed PLL. Comparative performance analysis using various challenging test scenarios showed that the proposed technique is very suitable for unbalanced and distorted grid. It has fast convergence speed, high degree of immunity to grid abnormalities and it is easy to tune and implement. Thanks to the FFPS and FFNS extraction capabilities, the proposed PLL is a very suitable candidate to be used as a grid-synchronization tool inside fault-tolerant controller of grid-connected converters.

ACKNOWLEDGMENT

Hafiz Ahmed would like to acknowledge Dr. Denis Efimov and Dr. Rosane Ushirobira from Inria, Lille, France for their helpful comments and discussions on the development of the DC offset rejection filter used in this work.

REFERENCES

Anant Kumar Verma (Member, IEEE) received the bachelor’s degree in instrumentation engineering from University Science Instrumentation Center, Sri nagar, India, in 2012, the master’s degree in power electronics and drives from the Dehradun Institute of Technology, Dehradun, India, in 2014, and the Ph.D. degree in electrical engineering from the National Institute of Technology Hamirpur, Hamirpur, India, in 2021. His research interests include renewable energy systems, modeling of grid synchronization algorithms, and control of power electronic converters.

Seifeddine Ben Elghali received the B.Sc. degree in electrical engineering from ENIT, Tunis, Tunisia, in 2005, the M.Sc. degree in automatic control from the University of Poitiers, Poitiers, France, in 2006, and the Ph.D. degree in electrical engineering from the University of Brest, Brest, France, in 2009. After receiving the Ph.D. degree, he joined French Naval Academy, Brest, France, as a Teaching and Research Assistant. Since 2010, he has been an Associate Professor of electrical engineering with Aix-Marseille University, Marseille, France. His current research interests include modeling and control of renewable energy applications.

Hafiz Ahmed (Senior Member, IEEE) received the Ph.D. degree in automatic control from the University of Lille 1, Lille, France, in 2016. From 2016 to 2021, he was with Clemson University, Clemson, SC, USA, Asia Pacific University, Dhaka, Bangladesh, North South University, Dhaka, Bangladesh, Coventry University, Coventry, U.K., and Birmingham City University, and Birmingham, U.K. Since April 2021, he has been with Nuclear Futures Institute, Bangor University, U.K., where he is currently the Sir Cymru Senior Lecturer (Associate Professor) of nuclear instrumentation and control. His current research focuses on applied control engineering with special focus in energy and environment.

Prof. Ahmed was the recipient of the European Embedded Control Institute (EECT) Ph.D. Award in 2017 and Best Ph.D. Thesis Award from the Research Cluster on Modeling, Analysis, and Management of Dynamic Systems (GDR-MACS) of the National Council of Scientific Research (CNRS) in France, in 2017. He is an Associate Editor for the International Journal of Electrical Engineering Education. He is also actively involved in organizing special issues and sessions at various international journals and conferences.

Zoheir Tir (Senior Member, IEEE) was born in El Oued, Algeria. He received the B.Sc. degree in electrical engineering from the University of Batna 2, Algeria in 2007, the M.Sc. degree in electrical engineering from the University of Setif, Algeria, in 2010, and the Sc.D. degree in electrical engineering from the University of Batna 2 in 2014. In 2008, he became an Instructor with the Department of Electrical Engineering, University of El Oued, Algeria, where he was a Lecturer in 2011. From 2014 to 2016, he was an Assistant Professor, where he was also an Associate Professor from 2016 to 2020. In December 2020, he was promoted to the rank of a Professor in the field of electrical engineering with the University of El Oued. His research project involves automatic control and its implementation on AC motor drives, power electronics systems, renewable energy systems, and observers and estimators, and DSP-based real-time control.