Development of Frequency-Fixed All-Pass Filter based Single-Phase Phase-Locked Loop
Allbwn ymchwil: Cyfraniad at gyfnodolyn › Erthygl › adolygiad gan gymheiriaid
Fersiynau electronig
Dogfennau
- 09444423
Llawysgrif awdur wedi’i dderbyn, 42.2 MB, dogfen-PDF
Trwydded: CC BY Dangos trwydded
Dangosydd eitem ddigidol (DOI)
—Phase-locked loops (PLL) are widely used in the
synchronization of grid interfaced power converters. One solution is based on orthogonal signal generation (OSG), which
requires the grid frequency information for their appropriate
operation.This paper developed a new solution to achieve the
PLL function for single-phase grid interconnection but eradicate
additional frequency feedback loops in the traditional architecture of all-pass filter PLL (APF-PLL). Four new topologies are
developed along with their small-signal modeling and dynamic
analysis. A thorough comparison among them on their dynamic
response, steady state accuracy, implementation, and disturbance
rejection capability are carried out. Finally, the best approach
of frequency-fixed APF-PLL is experimentally evaluated with
frequency adaptive APF-PLL and frequency-fixed PLLs belonging to time-delay (TD), and second-order generalized intergrator
(SOGI) families.
synchronization of grid interfaced power converters. One solution is based on orthogonal signal generation (OSG), which
requires the grid frequency information for their appropriate
operation.This paper developed a new solution to achieve the
PLL function for single-phase grid interconnection but eradicate
additional frequency feedback loops in the traditional architecture of all-pass filter PLL (APF-PLL). Four new topologies are
developed along with their small-signal modeling and dynamic
analysis. A thorough comparison among them on their dynamic
response, steady state accuracy, implementation, and disturbance
rejection capability are carried out. Finally, the best approach
of frequency-fixed APF-PLL is experimentally evaluated with
frequency adaptive APF-PLL and frequency-fixed PLLs belonging to time-delay (TD), and second-order generalized intergrator
(SOGI) families.
Iaith wreiddiol | Saesneg |
---|---|
Cyfnodolyn | IEEE Journal of Emerging and Selected Topics in Power Electronics |
Dynodwyr Gwrthrych Digidol (DOIs) | |
Statws | Cyhoeddwyd - 31 Mai 2021 |
Cyfanswm lawlrlwytho
Nid oes data ar gael